

# Cooperative Actor-Oriented Synthesis for FPGA-Based MIMO Detection

Yun Wu, John McAllister, Peng Wang  
Queen's University Belfast


"...making your phone at least 100 times faster than today's 3G smart phones...IMT-Advanced will use radio-frequency spectrum much more efficiently, making higher data transfers possible on lesser bandwidth. This will enable mobile networks to face the dramatic increase in data traffic that is expected in the coming years"


International Telecommunications Union: "IMT-Advanced Standards Announced for Next-Generation Mobile Technology". 2012.


“The challenge in LTE-Advanced system design is therefore to devise a MIMO detector that achieves performance close to ML, while still incurring computational cost within the reach of current hardware”


D. Bai, IEEE Communications Magazine, February 2012.

$$O(M_t^4) + O(2^{M_c + \lceil M_t - 1 \rceil})$$















Config	LUTs	DSP48Es	Latency (cycles)	Clock (MHz)	Throughput (MMACs)
16 R	90	1	4	483	483
16 C	132	1	7	476	119
	172	2	5	453	226.5
	140	4	5	474	474
32 R	185	2	6	431	215.5
	182	3	7	431	431
















LUTs	<b>96,115</b>
DSP48Es	408
Clock (MHz)	189
T (Mbps)	483
L (x10 <sup>-6</sup> s)	2.3






















$m=\{1,1,1,8\}$   
 $m=\{1,1,1,4\}$




$m=\{1,1,1,1\}$




$m=\{1,1,2,8\}$   
 $m=\{1,1,2,4\}$



$m=\{1,2,2,4\}$



$m=\{1,2,4,8\}$



**4 x 4 16 QAM SSFE**

Scheme	[1,1,1,1]	[1,1,1,4]	[1,1,2,4]	[1,2,2,4]	[1,1,1,8]	[1,1,2,8]	[1,2,4,8]
SIMDs	1	3	5	8	5	9	40
DSP48E1	16	48	64	128	64	144	640
LUTS	2141	8531	14218	22748	14218	24415	113191
Clk (MHz)	341	339	318	314	318	322	255
Throughput (Mbps)	618.6	482.3	498.9	521.4	510.1	489.9	500.8
Latency (cycles)	141	225	214	308	314	357	545

**4 x 4 64 QAM SSFE**

Scheme	[1,1,1,1]	[1,1,1,4]	[1,1,2,4]	[1,2,2,4]	[1,1,1,8]	[1,1,2,8]	[1,2,4,8]
SIMDs	1	2	3	5	3	6	20
DSP48E1	16	32	48	80	48	96	320
LUTS	2141	5669	8531	14218	8531	17020	56593
Clk (MHz)	341	339	339	333	339	315	276
Throughput (Mbps)	927.9	581.3	547.1	520.1	489.3	508.5	485.9
Latency (cycles)	141	168	357	308	499	357	545

**4 x 4 FSD**

Modulation	16-QAM	64-QAM
SIMDs	9	10
DSP48E1	144	160
LUTS	24415	27802
Clk (MHz)	322	298
Throughput (Mbps)	503.3	500.9
Latency (cycles)	184	184

